PCT

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification [6]: **H04B 1/40**	**A1**	(11) International Publication Number: **WO 98/17012** (43) International Publication Date: 23 April 1998 (23.04.98)

(54) Title: DUAL-MODE RADIOTELEPHONE APPARATUS FOR DIGITAL OR ANALOG MODULATION

(57) Abstract

A dual-mode radiotelephone capable of operation in analog or digital modes. According to exemplary embodiments, a digital signal processor receives a speech signal to be transmitted in the digital or analog mode and generates In-phase (I) and Quadrature (Q) modulating signals. The I and Q signals are supplied to a quadrature modulator for generating a digitally modulated signal and are supplied to an analog modulator for generating an analog modulated signal.

1

DUAL-MODE RADIOTELEPHONE APPARATUS
FOR DIGITAL OR ANALOG MODULATION

Field of the Invention

The present invention generally relates to radio transmitters capable of
5   both digital and analog modulation for impressing information on the transmitted
signal, and in particular to personal portable communications devices such as
cellular phones using frequency modulation or quadrature modulation.

Background of the Invention

In U.S. Patent Application Serial No. 07/967,027, filed October 27,
10   1992, the entirety of which is incorporated herein by reference, a dual mode
radio apparatus having both a digital information transmission mode and an
analog transmission mode is described. The modulation in either the digital or
analog mode is applied by first computing In-phase (I) and Quadrature (Q)
signals representative of the desired modulated signal vector and applying the I,Q
15   signals through I and Q D/A converters to a quadrature modulator.

U.S. Patent No. 5,020,076 to Cahill discloses a hybrid modulation
apparatus that in a digital modulation mode applies I,Q modulation to a
quadrature modulator, and in an analog modulation mode applies an analog
frequency modulation waveform to a phase lock loop to generate a signal which
20   is then passed straight through an I,Q modulator which is biased with constant
I,Q signals.

It would be desirable to generate the analog modulation waveform needed
in the Cahill method by using a digital signal processor employed for digital
modulation to compute a sampled digital representation of the analog modulation
25   waveform, and then converting the digital representation to the required analog
modulation waveform using either the I D/A converter or the Q converter or
both.

2

It would further be desirable for an analog modulation implementation to avoid the Cahill technique of passing the modulated signal through a permanently-biased I,Q modulator, since the Cahill method may sometimes result in a digital modulation frequency which is undesirable for analog modulation.

5   Summary of the Invention

The present invention is directed toward a transmitter/receiver, such as a radiotelephone, which is capable of operating in two modes. In a first mode, the transmitter signal is modulated with digital information. Specifically, a digital signal processor computes sampled digital representations having a real or In-

10   phase waveform (I) and an imaginary or Quadrature waveform (Q).

After digital-to-analog conversion in respective I and Q D/A converters, a quadrature modulator impresses the I,Q signals on an intermediate radio frequency. The intermediate frequency is subsequently upconverted to a desired transmission frequency by a local oscillator signal from the radiotelephone

15   receiver.

In a second mode, the transmitter signal is modulated with an analog signal. Specifically, the digital signal processor forms the analog signal by computing a sampled digital representation of the analog modulation signal. The sampled digital representation is converted to an analog waveform using either or

20   both of the I or the Q D/A converter, and applied to an analog modulator to produce an analog modulated radio signal that may be at a second intermediate frequency. This second intermediate frequency signal is subsequently converted to the desired transmission frequency with the aid of a local oscillator signal from the radiotelephone receiver.

25   In a preferred implementation, both the digital modulation and the analog modulation are constant envelope modulations that vary only the signal's phase angle. A preferred method of transferring the desired angle modulation to the desired transmission frequency is to use a voltage-controlled oscillator to produce a signal at the desired transmission frequency and mix the signal with a local

3

oscillator signal from the receiver to produce an intermediate frequency signal.
The intermediate frequency signal is phase-compared with either a modulated or
unmodulated reference signal to produce a feedback signal to control the
oscillator to follow the desired angle modulation waveform. The feedback loop

5   bandwidth is furthermore adapted according to the modulation mode selected
either to follow digital modulation on the reference signal or not to follow analog
modulation applied to the voltage controlled oscillator.

Brief Description of the Drawings

The invention will be more readily understood upon reading the following

10   Detailed Description of the Preferred Embodiments in conjunction with the
accompanying drawings, in which like reference indicia indicate like elements,
and in which:

FIG. 1 is a block diagram of an exemplary dual-mode radiotelephone
according to the present invention;

15   FIG. 2 is a block diagram of an exemplary quadrature modulator suitable
for use in the radiotelephone of FIG. 1;

FIG. 3 is a block diagram showing an exemplary frequency assignment
scheme in the radiotelephone of FIG. 1;

FIG. 4 is a block diagram showing exemplary upconversion circuitry

20   suitable for use in the radiotelephone of FIG. 1; and

FIG. 5 is a block diagram of an alternative quadrature modulator suitable
for use in the radiotelephone of FIG. 1.

Detailed Description of the Preferred Embodiments

Referring to FIG. 1, a dual-mode radiotelephone according to an

25   exemplary embodiment of the present invention is shown. The dual-mode
apparatus of FIG. 1 is suitable for selectively producing analog modulation when
operating in a first frequency band or digital modulation when operating in a
second frequency band. For example, the first frequency band may be an

4

800MHz cellular band in which the analog modulation conforms to the U.S. AMPS standard while the second frequency band may be the 1900MHz "PCS" band recently licensed by the FCC, which employs digital modulation according to the GSM standard.

5   A dual band 800/1900MHz antenna 10 operates at both frequency bands. A band-splitting filter 11 separates signals in the two frequency bands for application to a diplexing filter 12 for the 800MHz AMPS bands and a transmission/reception (T/R) switch 13 for the 1900MHz band in which time-duplex is preferably employed. The signals output from diplexing filter 12 and

10   T/R switch 13 are applied to the inputs of a receiver front-end 14 for amplification and downconversion to a suitable intermediate frequency or frequencies. The intermediate frequency signals are filtered and amplified in intermediate frequency processor 16 and may be digitized for digital signal processing in DSP 17. A suitable digitizing method is the logpolar digitizing

15   technique described in U.S. Patent 5,048,059, the entirety of which is incorporated herein by reference. Front-end 14 includes one or more local oscillators to provide mixing frequencies for downconversion, and outputs one or more local oscillator signals for use in the transmitter 15. The local oscillator signal frequency is controlled by frequency synthesizer 18 which is controllably

20   programmed according to the selected channel frequency. The synthesizer preferably operates according to U.S. patent numbers 5,095,288 and 5,180,993 which are hereby incorporated by reference and provides a fast locking capability from power up or on channel change to implement the standby power saving features described in U.S. Patent No. 5,569,513 (Harte, Dent, Croft and Solve),

25   issued October 22, 1996 which is also incorporated herein by reference. The synthesizer 18 may also contain circuits coupled to transmitter 15 for controlling the transmit intermediate frequency.

        Transmitter 15 provides transmit power outputs at the analog and digital frequency bands. These outputs are fed to antenna 10 via diplexing filter 12 or

30   T/R switch 13 respectively. T/R switch 13 is controlled by DSP and control

5

processor 17 to allow either transmission or reception of TDMA signal bursts in an alternating manner known as Time Duplex. Transmitter 15 also receives either analog or digital modulation waveforms respectively from DSP 17 via the I-waveform connection 19a or the Q waveform connection 19b.

5   I-waveform modulation connection 19a preferably supplies balanced I signals to transmitter 15 via two lines labelled I and $\bar{I}$ in FIG. 1. Likewise, the Q-waveform modulation connection 19b preferably supplies balanced Q signals to transmitter 15 via Q and $\bar{Q}$. These signals are preferably generated by an I,Q modulator such as the one disclosed in U.S. Patent No. 5,530,722 (Dent, filed

10   September 14, 1994) which is a continuation-in-part of U.S. Patent Application Serial No. 07/967,027 and is incorporated herein by reference in its entirety. Patent No. 5,530,722 discloses the use of digital converters to generate balanced I/Q signals from a stream of binary words that numerically represent sampled I/Q waveforms, and high bitrate streams of single-bit samples and their

15   complements, wherein the desired I or Q value is represented by the ratio of binary 1's to binary 0's in a stream. This allows the analog waveforms and their inverses to be recovered simply by low-pass filters, without the use of additional D/A converters.

The balanced, analog I,Q waveforms supplied to transmitter 15 are then

20   fed to a quadrature modulator composed of an I modulator 15a and a Q modulator 15b to generate respectively a cosine waveform and a sine waveform at an intermediate transmit frequency TXIF. The I,Q modulator is preferably performed in transmitter 15, while the cos/sin TXIF signal generation may be contained in the transmitter 15 or alternatively in the receiver section 16, which

25   will be described in more detail below with reference to FIG. 3.

As described in Application Serial No. 07/967,027, the balanced I,Q waveforms represent digital information modulated in a digital transmission mode, or alternatively represent analog frequency modulation in the analog mode. It will be appreciated that the analog mode may conform to the U.S.

30   AMPS standard or indeed any analog FM cellular standard including the British

6

ETACS or Scandinavian NMT systems, all of which employ companding to compress amplitude variations of speech into a reduced dynamic range.

According to the present invention, an alternative analog modulation mode employing the I,Q modulation lines 19a and 19b from DSP section 17 can be
5   achieved, wherein the analog modulation is not applied to the I,Q modulator but to a separate analog modulator. FIG. 1 shows an exemplary embodiment wherein the analog modulator is formed by combining one of the I,Q signals (here the I signal) supplied over an analog modulation input line 15c with a phase lock feedback signal from synthesizer 18 in a loop filter 15d. The choice to use
10 the I signal is arbitrary, as the $\bar{I}$ signal or one of the Q signals or both or all could be combined with the phase lock feedback signal in order to achieve analog frequency modulation. The choice of frequency modulation is also arbitrary and amplitude modulation could alternatively be used. The principle of the present invention is illustrated more generally in FIG. 2.
15 Referring to FIG. 2, it can be seen that DSP 17 includes digital signal processor logic 20 for computing either a sampled numerical I,Q representation of a digital modulation waveform or a sampled numerical representation of an analog modulation waveform. The result of the computation is applied to at least one of D/A converters 21a and 21b which preferably operate by converting an
20 input to a high bitrate delta-sigma modulation signal and then low-pass filtering the signal in one of balanced low-pass filters 22a and 22b as disclosed in the patent applications referenced above. The D/A converted, balanced waveforms are applied to balanced modulators 27a and 27b which modulate respectively a cosine and a sine waveform at a first transmit frequency or an intermediate
25 frequency TXIF(D) that is desired for the digital modulation mode. The digital modulation mode can be, for example, a GSM mode in which a speech encoder compresses the bitrate and thus the occupied transmission bandwidth for digital speech for transmission using time-duplex TDMA in the 1900MHz PCS band; the modulation would be 270-833 kilobits per second for the GSM mode.

7

If the digitally modulated signal is first generated at an intermediate transmit frequency by quadrature modulator 25, it is upconverted to the desired final transmit frequency using an upconverter. For constant amplitude modulation schemes such as GMSK, only the phase of the signal is modulated

5   and must be transferred to the output frequency, which can be performed by a phase lock loop as will be described below with reference to FIG. 4.

FIG. 2 further shows that the I,Q signals produced by D/A converters 21a and 21b can be supplied via select/combine unit 24 to analog modulator 26 to produce an analog modulated signal at a desired frequency TXIF(A) for analog

10   modulation. TXIF(A) can be either the desired transmission frequency or an intermediate transmit frequency signal, which is upconverted to the desired transmission frequency as will be described later with reference to FIG. 4. Select/combine unit 24 can be simply a hardwired connection between one of the I,$\bar{\text{I}}$,Q or $\bar{\text{Q}}$ signals and modulator 26, but can alternatively combine the I and $\bar{\text{I}}$

15   (or Q and $\bar{\text{Q}}$) signals in a balanced to unbalanced converter, or perform more sophisticated combining of an I signal representing the coarse part of an analog modulation waveform with a Q signal representing the error between the coarse representation and the ideal waveform, in order to achieve a reduction in quantizing noise. Another method of combining separate I and Q signals to

20   produce a desired modulation would be two-point frequency modulation of a frequency synthesizer, wherein one of the I or Q signals is used to frequency modulate a voltage controlled oscillator (VCO) while the other signal is injected into the synthesizer loop controlling the VCO to counteract the loop's tendency to correct the first signal's modulation of the VCO. Still another method of

25   using I and Q signals to produce an analog modulated signal would include frequency modulating the signal with one of I or Q waveforms while using the other to determine the amplitude of transmission.

Any of the above methods of selecting one or more of the I,Q signals or using them in combination to effect analog modulation while bypassing the

30   quadrature modulator 25 can be implemented in the present invention.

8

Referring now to FIG. 3, an exemplary frequency plan for a dual-band, dual-mode apparatus according to an embodiment of the invention is shown. To further enhance the present invention, as many components as possible are reused in both bands or modes in order to achieve the most economical design. In

5   particular, it is desirable to employ a dual-frequency antenna (10 of FIG. 1), synthesizer 18, IF amplifier 16 etc. for both modes.

One problem in employing a single synthesizer 18 to provide both a first local oscillator frequency and to assist in generating the transmit frequency is that the duplex spacing (the frequency difference between transmit-receive frequency

10   pairs) may not be the same in the digital and analog modulation mode, or in the 800MHz cellular band compared to the 1900MHz PCS band. The synthesizer 18 produces a local oscillator frequency (L01) that is higher (for example) than the receive channel frequency Frx by the desired first intermediate frequency IF1. To use the same value of L01 to produce the transmit frequency when operating

15   in the same band (800MHz or 1900MHz) the apparatus must include means to offset L01 by an amount TXIF(A or D) to produce the desired transmit channel frequency Ftx. It can readily be seen that

$$Ftx = L01 - TXIF$$

$$Frx = L01 - IF1$$

20   Therefore DUPLEX SPACING = Frx - Ftx = TXIF - IF1

or alternatively TXIF = IF1+ DUPLEX SPACING.

If substantially the same frequency IF1 is to be used in both modes, but the duplex spacing is different, then TXIF(A) in one mode will not be the same as TXIF(D) in the other mode. This hinders the use of the same I,Q modulator

25   for modulation in both modes, as it may be difficult to produce an I,Q modulator that performs well at both TXIF(A) and TXIF(D). The actual duplex spacings are 45MHz in the 800MHz band and 80MHz in the 1900MHz band. Therefore TXIF(A) and TXIF(D) will differ by approximately 80-45 = 35MHz if the same IF1 is to be used. It would of course be possible to configure a design which

30   uses the same TXIF in both bands and modes, by instead allowing different IF1s.

9

However, this hinders the use of common components in the receive path and
increases cost and complexity. The preferred arrangement uses values of IF1
that are the same or nearly the same in both modes, thus allowing TXIF(A) and
TXIF(D) to be separately adapted to produce the desired duplex spacings. This
5   is facilitated by the invention which provides an economic way to perform analog
modulation using a TXIF(A) that is different from the TXIF(D) employed by the
quadrature modulator 25 for digital modulation.

FIG. 3 shows a preferred frequency plan based on a 13MHz reference
oscillator. 13MHz is the basis for deriving the GSM bitrate (13MHz/48) and the
10   GSM channel spacing (13MHz/65) in the 1900MHz band. To obtain 30KHz
channel steps in the 800MHz band, synthesizer 18 needs a reference frequency
that is a multiple of 30KHz, and preferably a multiple of 8 x 30KHz in order to
provide fast channel changing time and low phase noise by use of the fractional-
N technique of incorporated U.S. Patent 5,180,993. Neither 30KHz nor 240KHz
15   divides into 13MHz, but this problem is solved by multiplying the frequency
from reference oscillator 30 by six in frequency multiplier 31 to obtain 78MHz,
which is 325 times 240KHz. 78MHz is also a convenient second local oscillator
frequency for mixing signals at the chosen first IF frequency of 72MHz down to
a second intermediate frequency of 6MHz in second mixer 33. The 6MHz signal
20   is then further amplified and filtered in second IF 34 to produce an output for
digitizing and processing in DSP 17. The choice of second intermediate filter
equal to 6MHz allows the use of existing off-the-shelf filters available at that
frequency, but it will be appreciated that other suitable frequencies may be
chosen.

25   In the time-duplex TDMA digital mode (GSM at 1900MHz), the duplex
spacing is 80MHz, which requires a TXIF(D) equal to IF1 (=72MHz) plus
80MHz, or 152MHz. By further frequency doubling the 2nd local oscillator
signal LO2 from 78MHz to 156MHz, a useable TXIF(D) is obtained. The 4MHz
discrepancy between 152 and 156MHz can be accommodated because
30   transmission and reception do not take place at the same time. Therefore, using

10

a fast switching synthesizer 18, the value of LO1 may be changed 4MHz between reception and transmission. To facilitate this, the phase comparator reference frequency used by synthesizer 18 in the digital mode is 1MHz, derived by dividing the 78MHz signal by 78 in reference divider 40. Fractional-N

5   synthesizer circuit 41 then further interpolates by a factor of 5 to obtain the desired 200KHz steps of GSM. In the analog mode, 30KHz steps are obtained by first dividing 78MHz by 325 in reference divider 40, then interpolating by a factor of 8 using the fractional-N synthesizer 41. Synthesizer 18 is appropriately programmed for these different modes and channel frequencies by control signals

10   sent from control processor of DSP 17.

       The frequency multipliers used to produce 78MHz and 156MHz can employ phase lock loops that divide an oscillator running at the desired frequency by 6 or 12 to produce a 13MHz signal which is compared with the 13MHz signal from oscillator 30 to produce a feedback control signal to control the oscillator to

15   the desired multiple. For example, a 156MHz signal can be produced in this manner and a 78MHz signal can be derived from an intermediate divide-by-2 output of the loop divide-by-12 circuit.

       The 156MHz signal is modulated by digital information in the digital mode by I,Q modulator 25, which includes quadrature network 28 to generate

20   cosine and sine waveforms. The modulated signal at TXIF(D) (=156MHz) is then upconverted to the desired 1900MHz band in the following manner applicable to constant envelope modulations: Voltage Controlled Oscillator 54 operates at the desired output frequency to drive transmit power amplifier 55. The output signal from oscillator 54 is mixed with the receive local oscillator

25   signal LO1 which has been sidestepped 4MHz as described above during the transmit burst. The resulting signal after low pass filtering in filter 51 is at TXIF(D) and is phase compared in comparator 50 with the I,Q modulated signal at TXIF(D) from quadrature modulator 25. Comparator 50 generates a phase error signal which, after loop filtering using an integrator in filter 53 produces a

30   control signal coupled to VCO 54 that controls its phase to follow the modulation

11

imposed on TXIF(D) by modulator 25. In this way, the phase modulation is transferred to the transmit frequency.

In analog mode however, IF1 is chosen to be 72.06MHz. This choice of an IF1 for analog mode that is nearly the same as for digital mode; however, the
5   same IF1 of 72MHz could have been chosen, or alternatively 71.94 MHz. Small differences such as 60KHz in IF1 between analog and digital mode do not prejudice the use of the same 6MHz IF amplifier 34 as its filter bandwidth is sufficiently broad to encompass 5.94MHz as well as 6MHz or 6.06MHz.

The duplex spacing of 45MHz in the 800MHz band leads to a TXIF(A)
10   equal to 72.06+45 = 117.06MHz. This is a multiple (x1951) of 60KHz and may easily be produced using auxiliary synthesizer 43, sharing reference divider 40 with main synthesizer 41. The auxiliary synthesizer may further divide the 240KHz reference signal by 4 to obtain the desired 60KHz reference signal, at which frequency it is phase-compared with the signal TXIF(A) divided by 1951.

15   An oscillator 64 running at the desired transmit frequency in the 800MHz cellular band drives power amplifier 65 and is also coupled to mixer 62 where it is mixed against the receive local oscillator L01 operating at the appropriate frequency for reception in the 800MHz band. The resulting signal at 117.06MHz is applied, after low pass filtering in filter 61, to auxiliary
20   synthesizer 43 where it is divided by 1951 to 60KHz and phase compared to the 60KHz reference signal to produce a phase error signal.   The phase error signal is filtered and integrated in loop filter 63 and then added to the selected I or Q or combined signal, the desired analog frequency modulating waveform to produce a control signal for oscillator 64. The control signal limits the oscillator
25   64 to the desired transmit channel frequency and modulates the oscillator 64 with the desired frequency modulation waveform.

It should be noted that while separate mixers 52,62, low-pass filters 51,61 and power amplifiers 55,65 are illustrated in FIG. 3, any or each pair can be combined to reduce complexity. For example, mixers 52 and 62 can be the same
30   mixer, the selection of which is based on which of oscillators 54,64 was enabled

12

to drive it. Had the value of IF1 for the analog mode been chosen instead to be 72MHz, the value of TXIF(A) would be 117MHz, which is 1950 x 60KHz or 975 x 120KHz. This would allow the choice of a 120KHz phase-comparison frequency in the auxiliary synthesizer. Alternatively, the 117MHz is nine times

5   the 13MHz reference crystal frequency, which can be generated using the same technique as for the 156MHz TXIF(D). This would be a good choice if a quadrature modulator operating at both 117MHz and 156MHz used, together with I,Q modulation in analog mode. However, producing wideband I,Q modulators is difficult and costly, and therefore the exemplary embodiments of

10   the present invention teach the use of one or more of the I,Q D/A converted signals as a conventional analog modulation signal applied to the auxiliary synthesizer loop. When the synthesizer loop is used to control a phase or frequency modulated signal, it is desirable to have a large division factor (1950) in the loop in order to reduce the amount of modulation reaching the phase

15   comparator at 60 or 120KHz. This is because a large phase error signal due to the modulation can cause distortion of the modulation frequency response or non-linear distortions due to non-linearities of the phase detector.

Thus, the exemplary frequency plan of FIG. 3 includes a range of options for the values of IF1 and TXIF(A) used in the analog modulation mode. The

20   choice of IF1, in the analog mode to be 72.06 or 71.94MHz can be useful also in the digital mode. According to the digital GSM standard, the cellular network radiates a special signal called the Frequency Correction Burst or Frequency Correction Channel (FCH) as part of the Broadcast Control Channel (BCCH). The FCH is an unmodulated TDMA burst. More precisely, the burst is

25   modulated by an all-1's or all-0's pattern, which produces a CW carrier that is offset by 1/4 of the bitrate, due to the characteristics of Gaussian Minimum Shift Keying modulation (GSMK). Since the bitrate is 13MHz/48 (270.833KB/s), the frequency is offset by +67.708KHz. This is translated to the first intermediate frequency with a sign change if the receive local oscillator frequency L01 is

30   greater than the receive frequency Frx. The FCH burst may be readily detected

13

by using a narrow bandpass filter such as filter 38 of FIG. 3, centered on the offset frequency. Since the bandwidth of filter 38 is chosen to be approximately ±15KHz for analog mode, it is approximately of the correct width to detect the FCH burst in digital mode, despite the selection of filter 38 to be centered on

5   72.06 with an FCH frequency of 72.067708 or 71.94 with an FCH of 71.932292MHz. The error of +7.708KHz is within the ±15KHz bandwidth of the filter and so passes through to DSP 17 for detection. DSP 17 may digitally correct for the 7.708KHz of error and may further reduce the bandwidth prior to detection. Detection can be performed by monitoring the signal energy out of

10   the narrowband filtering to determine if it increases at the predefined FCH burst interval repetition rate compared to energy outside the FCH burst intervals. All possible interval timings can be explored. The timing which exhibits the greatest increase in narrowband energy is used to establish coarse TDMA network timing, and then other signal and message content are searched for in the BCCH

15   signal.

FIG. 4 shows more detail of the upconversion process from intermediate transmit frequencies TXIF(A) or TXIF(D) to the final transmit frequency Ftx in either the 800MHz or 1900MHz bands.

Quadrature modulator 25 (FIG. 2), composed of balanced I-modulator 27a

20   and Q-modulator 27b, is driven by cosine and sine outputs from Quadrature VCO 84 through buffers 86,87. A buffered output through buffer 85 is also coupled to divide by 12 circuit 81,83 having an intermediate divide by 2 output at 78MHz coupled through buffer 82 to IF amplifier 16. This 78MHz output is used in a second downconverting mixer in IF amplifier 16, which is preferably of

25   the image rejection type. An image rejection mixer also requires cosine and sine injection waveforms at 78MHz, and can be derived easily from the 156MHz signal by producing a 78MHz divide-by-2 output delayed by one half cycle of the 156MHz waveform, as an undelayed output from buffer 82. The extra components for this embodiment are not shown in FIG. 4, but suitable

30   components will be readily apparent to those skilled in the art.

14

The output of divide by 6 circuit 81 from 78MHz is at 13KHz, the same as the reference crystal oscillator signal frequency, with which it is compared in phase comparator 80 having a bipolar current-mirror output. A phase error signal output by comparator 80 is produced in the form of a current proportional

5   to the phase error, which can be low-pass filtered and integrated using purely passive loop filter components 88. The filtered and integrated error signal is fed back to control QVCO 84 to the desired 156MHz frequency. The loop is preferably a second order servo having a fast lock time that enables rapid power-up and power-down in order to reduce battery consumption by activating the

10   entire QVCO and its control loop only during digital TDMA receive timeslots and digital transmit timeslots, or during analog receive periods. The duty factor during reception of the analog control channel, to which the apparatus listens on standby, may be minimized using known battery saving techniques.

The outputs of modulators 27a,27b are summed through low-pass filter 51

15   and applied to phase detector 50, where the GMSK modulated signal is compared with a signal derived from transmit power amplifier 55 by downconversion against the receive local oscillator in mixers 52,62. FIG. 4 illustrates the previously mentioned inventive feature of combining certain parts common to both frequency bands. Mixers 52,62 have been combined into a single mixer

20   with selection of the signal source by the enable inputs of input buffers 521,621. When transmission in the 1900MHz band is required, buffer 521 is enabled by a signal EN1900 from DSP 17 to allow a sample of the 1900MHz transmit signal taken by coupler 552 to pass to the mixer 522. Alternatively the signal EN800 is activated to pass a sample of the 800MHz signal to mixer 522. The local

25   oscillator from dual-band front end 14 is selected at its source to deliver a signal appropriate to the selected band in order to convert the selected transmit signal frequency to the desired transmit IF TXIF(A) to TXIF(D). The converted signal output is low-pass filtered in combined filter 51,61 and fed by dual-output buffer 81 to both phase detector 50 and auxiliary synthesizer circuit 43 comprising

30   divider 90, reference divider 91 and phase detector 92.

15

When a 1900MHz transmit operation is selected, quadrature modulator 25 and phase detector 50 are powered up. Phase detector 50 compares the phase of the modulated TXIF(D) at 156MHz with the output from buffer 89 to produce a current signal proportional to the phase error. The current is filtered and

5   integrated using only passive filter components 53. Optionally, the phase lock time from power up can be minimized by recording previous voltages on loop filter capacitor 531 at the end of a TDMA burst transmission in a look-up table, versus channel frequency, within DSP/Control processor 17.

The previously digitized and stored voltage value is then recalled, D/A

10   converted, and applied to principal integrator capacitor 531 to precharge the capacitor to approximately the correct voltage just before transmission of a TDMA burst on the same previous frequency, thus reducing relock time. When the loop is locked, the closed-loop bandwidth provided by loop filter 53 is preferably wide enough to cause the phase of the transmit signal sample to be

15   controlled to follow the phase of the GMSK signal from quadrature modulator 25.

When transmission in the 800MHz band is selected, the output from buffer 89 is divided by 1951 in programmed divider 90 and compared with a 60KHz reference obtained by further dividing the 240KHz output of divider 40

20   by four in divider 91. The comparison of the two 60KHz signals in phase detector 92 produces an error current signal whose mean value is proportional to the phase error which can be low-pass filtered and integrated using passive loop-filter 63 to obtain a control signal for 800MHz transmit VCO 64. Passive loop filter 63 includes components 634, 635, 633, 632 and 631 designed to filter a

25   balanced I signal I',$\overline{\text{I}}$' from DSP 17 to produce the balanced I,$\overline{\text{I}}$ drive signals from modulator 27a as well as to filter common mode components of I',$\overline{\text{I}}$ with a different filter characteristic for injection into the loop via capacitors 634,635. The arrangement of this filter illustrates the option of using both I and $\overline{\text{I}}$ signals to produce analog modulation. In this case, I' and $\overline{\text{I}}$' signals from DSP 17 are

30   not complementary signals, but are selected to be the same or to have a sum or

16

mean value representing the desired analog modulation. The phase lock loop filter will pass the modulation signals to VCO 64 causing phase or frequency modulation. The feedback signal from phase detector 92 will tend to counteract this modulation, but this tendency is reduced by divider 90. Nevertheless, the

5   modulation at the lowest modulation frequencies will be partially counteracted, perhaps necessitating boosting the low modulation frequencies prior to D/A conversion in DSP 17. Such a boost combined with other filtering operations in the digital domain in DSP 17 are designed to achieve the overall modulation frequency response desired in analog FM mode, including pre-emphasis.

10   In one implementation PA 65, oscillator 64 and mixer 62 are constructed as a single unit using a Gallium Arsenide (GaAs) integrated circuit, while 55, 54 and 52 form a second GaAs circuit. Both GaAs circuits may also be combined into a single dual-band GaAs integrated circuit.

In the digital mode, loop filter 53 is preferably designed to obtain a

15   closed loop transfer function broad enough to follow the digital modulation. In the analog mode, loop filter 63 is preferably narrow, so as to prevent the loop from attempting to correct for the impressed analog modulation. Specifically, by tailoring the characteristics with the loop integrating filters 53,63, the desired angle modulation is transferred to the oscillator at the output frequency while

20   suppressing noise at other frequencies and in particular in the receive frequency band. A first loop filter characteristic is employed for AMPS modulation, which has desired modulation components only up to about 10KHz, while a second loop filter characteristic is employed for a GSM 270.833KB/S GMSK waveform that has desired components up to 150KHz. The wider loop filter characteristic in

25   the GSM case allows rapid acquisition of phase lock at the beginning of the TDMA burst such that the VCO accurately tracks the desired angle waveform only a few tens of microseconds after the circuit is enabled. The phase lock circuit may thus be powered down to save power during the receive part of the TDMA frame and powered up just prior to the transmit part of the frame.

17

The invention can include the use of an analog-to-digital converter to measure the loop filter integrator voltage at the end of a burst and to record the value numerically in a microprocessor memory against the channel frequency. When the same channel frequency is selected later, the voltage value is recalled

5   and applied to a D/A converter to precharge the loop integrator, e.g., during the receive or idle part of the TDMA frame. Just prior to the transmit part of the frame, the D/A connection to the loop integrator capacitor is open-circuited (tri-stated) and the phase error current is used to finely adjust the oscillator control voltage under closed loop control. After transmission, the find-adjusted voltage

10 may be read to overwrite the previous value in memory to provide continuous recalibration. This feature can be used to speed up phase lock acquisition and can also be used in the analog FM mode by recording the loop voltage against frequency eery time the transmitter is operated at any frequency.

An alternative embodiment incorporating the aforementioned Cahill

15 disclosure is shown in FIG. 5. Control processor/DSP 17 in this case produces $I', \overline{I}'$ and $Q', \overline{Q}'$ signals which are filtered using balanced filter 63a to obtain a first balanced, filtered signal $I, \overline{I}$ to drive modulator 27a, a second balanced filtered signal $Q, \overline{Q}$ to drive modulator 27b, and a common mode filtered signal I" to inject into combined loop filter 53,63. In the digital mode, the common

20 mode signal is suppressed by causing I' and $\overline{I}'$ to be generated as complementary signals. In the analog mode, the balanced mode signal is suppressed by generating I' and $\overline{I}'$ to be non-inverted signals. This results in modulator 27a having nominally no output. The output in the analog mode is caused by supplying constant signals $Q, \overline{Q}'$ at their maximum complementary levels to allow

25 the QVCO signal at 117MHz to pass through Q-modulator 27b at the same time the QVCO loop receives an injection of analog modulation from the common mode $I', \overline{I}'$ signal. In addition, reference divider 40 and auxiliary divider 43 are programmed to different values depending on whether the digital or analog modulation mode is selected.

18

An improvement over Cahill may be achieved by programming DSP 17 to generate both analog and I,Q modulation substantially simultaneously. In this mode, high-frequency components of the desired analog modulation are generated in the common mode part of the I',$\overline{\text{I}}$' signals and modulate frequency or phase

5   angle inside the QVCO loop. Low frequency components of the desired angle modulation which would otherwise be counteracted by the loop's feedback action are applied outside the loop by generating the balanced part of the I',$\overline{\text{I}}$' and Q',$\overline{\text{Q}}$' signals to be proportional to the cosine and sine respectively of the desired low-frequency phase modulation signal. In this way, phase modulation down to

10   zero frequency can be obtained. Optionally Q and $\overline{\text{Q}}$' can also be fed to loop filter (53,63) and the common-mode part of Q,$\overline{\text{Q}}$' can be used together with the common-mode part of I',$\overline{\text{I}}$' to provide enhanced accuracy for frequency-modulation VCO 84. In general, the I signal can be generated as a delta-modulation representation of half the sum of a desired balanced (odd mode) and unbalanced (even mode) waveform, while $\overline{\text{I}}$' is a delta-modulation representation

15   of half the difference. Likewise, Q and $\overline{\text{Q}}$' represent half the sum and half the difference of desired even and odd waveforms.

The selection of division ratios has been previously described. The selection of low division ratios 6 and 12 respectively results in a high loop

20   bandwidth in the digital mode for controlling the frequency of QVCO 84 to 156MHz. The selection of high division ratios 1300 and 1951 in the analog mode result in a low loop bandwidth for controlling QVCO 84 to 117.06MHz. By suitably selecting division ratios and designing loop filters 53,63 according to well known techniques, different loop bandwidths may be produced even at the

25   same intermediate transmit frequency (e.g., 117MHz) in the case that analog and digital modulation was required in the same frequency band, for example for the purpose of implementing the dual-mode phone of Application Serial No. 07/967,027. In that case, the modulation in digital mode is not a pure phase modulation but also includes amplitude modulation, so that upconverter 100 is a

19

linear upconverter to the final transmit frequency, and power amplifier 551 is a linear PA.

The power amplifier requirements for implementing constant amplitude modulations as used in GSM and AMPS are easier than for the varying amplitude
5   modulations used in D-AMPS, therefore it is preferable from a transmitter point of view to combine GSM and AMPS standards into a dual-mode phone. On the other hand, AMPS and GSM use different channel bandwidths and spacings of 30KHz and 200KHz respectively. From a receiver point of view it is, according to the prior art, preferable to use the same bandwidth in both modes. The
10   inventive architecture of a dual mode phone disclosed here economically achieves both low cost, dual-band or single band, digital and analog modulation of the transmitter while accommodating both wide and narrow band filtering for reception of GSM, AMPS or D-AMPS respectively.

A further aspect of the present invention provides for facilitating the
15   construction of radio transmitter-receivers, such as digital cellular phones or personal wireless communicators, that operate according to two different standards using non-integrally related bandwidths or bitrates.

In an exemplary implementation, a radio receiver for GSM and AMPS signals includes a reference clock at a frequency of 39 MHz, which is divided by
20   144 to produce a first sampling rate of 270.833KS/S, or alternatively divided by 150 to produce a second sampling rate of 260KS/S. When receiving GSM (digital) signals, the received signals are digitized by any suitable means (Cartesian or Logpolar) using the first sample rate, and when receiving AMPS (analog) radio signals the received signals are digitized using the second sample
25   rate. The analog signal stream sampled at the second (260KS/S) rate is then digitally filtered to narrow the receiver pass bandwidth to a value adapted to the AMPS mode, and simultaneously the sampling rate is reduced by downsampling to 80 KHz, being a convenient multiple of a 10KB/S signalling rate used in AMPS and of a standard 8KS/S speech processing rate for processing sampled
30   and digitized (PCM) speech.

20

Downsampling in a digital filter is well known when the output sample rate is an integral submultiple of the input sample rate. In certain applications as exemplified above, it can be desirable to produce an output sample rate that is not an integral submultiple of the input rate, i.e. 80:260 or 4:13. The present

5   invention provides a means in general to compute N output samples for every M input samples in a digital downsampling filter.

According to an exemplary embodiment, the inventive method comprises using N digital filters such as FIR filters each having an associated set of filter coefficients adapted to compute one output sample per M input samples. The

10   coefficient are chosen such that the output samples computed by successive filters represent a filtered signal value at N successive time intervals equispaced over each period of M input samples. In an exemplary application, a 260KS/S input sample rate is applied to four filters, each of which produces an output sample at a 20KHz rate. The four 20KHz streams may then be multiplexed to produce an

15   80KS/S stream which is further processed to extract 10KB/S Manchester coded and frequency modulated signalling data or 8KS/S PCM speech which is then D/A converted using a PCM CODEC circuit to produce an analog speech waveform that is fed to an earpiece.

Many variations to the illustrative embodiments disclosed above will be

20   readily apparent to a person skilled in the art without departing from the spirit and scope of the invention as defined by the following claims and their legal equivalents.

21

CLAIMS:

1. A radio transmitter/receiver for selectively transmitting digitally modulated signals in a digital mode or analog modulated signals in an analog mode comprising:

5   digital signal processing means having an input for receiving an information signal, a first output for supplying an In-phase modulating signal I and a second output for supplying a Quadrature modulating signal Q;

quadrature modulation means coupled to the first and second outputs for digitally modulating a carrier frequency in the digital mode to produce a digitally modulated signal; and

10   analog modulation means coupled to the first and second outputs for generating an analog modulation of a carrier frequency in the analog mode to produce an analog modulated signal.

2. The radio transmitter/receiver of claim 1, wherein the digital signal processing means includes logic circuitry for computing a sampled numerical

15   representation of the information signal, D/A conversion means for converting the sampled numerical representation into the In-phase modulating signal I and the Quadrature modulating signal Q.

3. The radio transmitter/receiver of claim 1, wherein the digitally modulated signal is at a first frequency, the analog modulated signal is at a

20   second frequency, and the transmitter further comprises upconversion means for converting the digitally modulated signal to a third frequency and converting the analog modulated signal to a fourth frequency.

4. The radio transmitter/receiver of claim 3, wherein the upconversion means includes digital and analog loop integrating filters which control digital

25   and analog voltage controlled oscillators, respectively, to convert the digital

22

modulated signal to the third frequency and the analog modulated signal to the fourth frequency, while suppressing noise at other frequencies.

5. The radio transmitter/receiver of claim 4, wherein the digital loop integrating filter has a wider transfer function than the analog loop integrating
5   filter.

6. The radio transmitter/receiver of claim 1, wherein the transmitter operates according to the GSM standard in the digital mode, and according to the AMPS standard in the analog mode.

7. The radio transmitter/receiver of claim 1, wherein the digital signal
10   processing means generates the In-phase modulating signal I and the Quadrature modulating signal Q substantially simultaneously.

8. The radio transmitter/receiver of claim 4, wherein the upconversion means further includes means for measuring and storing a loop filter integrator voltage and a corresponding frequency after each received transmission burst,
15   and for precharging one of the loop integrating filters using a previously stored loop filter integrator voltage prior to transmission on a corresponding frequency.

9. The radio transmitter/receiver of claim 1, further comprising a receiver portion for receiving a digitally modulated signal or an analog modulated signal, the receiver portion including digitizing means for digitizing received digitally
20   modulated signals sampled at a first sampling rate and digitizing received analog modulated signals sampled at a second sampling rate, and one or more digital filters for narrowing the bandwidth of digitized analog signals and reducing the second sampling rate to an output sampling rate.

23

10. The radio transmitter/receiver of claim 8, wherein the output sampling rate is not a integral submultiple of the second sampling rate.

11. The radio transmitter/receiver of claim 9, wherein there are N digital filters, each having an associated set of filter coefficients for computing one
5   output sample for every M input samples.

12. The radio transmitter/receiver of claim 10, wherein the filter coefficients are chosen such that the output samples computed by successive filters represent a filtered signal value at N successive time intervals equally spaced over each period of M input samples.

10   13. A radio transmitter/receiver for selectively transmitting a bandwidth-compressed digital speech signal or an amplitude-compressed analog speech signal comprising:

analog-to-digital conversion means having an input for receiving an analog speech signal and an output for producing a sample stream of numerical
15   samples representative of the analog speech signal;

digital signal processing means having an input for receiving the sample stream and one or more outputs for supplying an In-phase modulating signal I and a Quadrature modulating signal Q, the digital signal processing means converting the sample stream into a bandwidth-compressed and coded
20   digital speech signal and an I and a Q sample stream representative of a digital vector modulation of the bandwidth-compressed digital speech signal or a numerical stream on at least one of the outputs representative of an amplitude-companded version of the analog speech signal;

digital-to-analog conversion means for converting the I and Q
25   sample streams to associated I and Q analog modulating waveforms;

quadrature modulator means coupled to the digital-to-analog conversion means for vector modulating a carrier frequency with the I and Q

24

analog modulating waveforms for transmitting the bandwidth-compressed digital
speech signal; and

analog modulation means coupled to the digital-to-analog
conversion means for producing an analog modulation of a carrier frequency
using at least one of the I or Q analog modulating waveforms for transmitting the
amplitude-compressed analog speech signal.

14. The radio transmitter/receiver of claim 13, wherein the bandwidth-
compressed digital speech signal is at a first frequency, the amplitude-compressed
analog speech signal is at a second frequency, and the transmitter further
comprises upconversion means for converting the digital speech signal to a third
frequency and converting the analog speech signal to a fourth frequency.

15. The radio transmitter/receiver of claim 14, wherein the upconversion
means includes digital and analog loop integrating filters which control digital
and analog voltage controlled oscillators, respectively, to convert the digital
speech signal to the third frequency and the analog speech signal to the fourth
frequency, while suppressing noise at other frequencies.

16. The radio transmitter/receiver of claim 15, wherein the digital loop
integrating filter has a wider transfer function than the analog loop integrating
filter.

17. The radio transmitter/receiver of claim 15, wherein the upconversion
means further includes means for measuring and storing a loop filter integrator
voltage and a corresponding frequency after each received transmission burst,
and for precharging one of the loop integrating filters using a previously stored
loop filter integrator voltage prior to transmission on a corresponding frequency.

25

18. The radio transmitter/receiver of claim 13, wherein the transmitter operates according to the GSM standard for transmitting the digital speech signal, and according to the AMPS standard for transmitting the analog speech signal.

19. The radio transmitter/receiver of claim 13, wherein the digital signal processing means generates the In-phase modulating signal I and the Quadrature modulating signal Q substantially simultaneously.

20. The radio transmitter/receiver of claim 13, further comprising a receiver portion for receiving a digitally modulated signal or an analog modulated signal, the receiver portion including digitizing means for digitizing received digitally modulated signals sampled at a first sampling rate and digitizing received analog modulated signals sampled at a second sampling rate, and one or more digital filters for narrowing the bandwidth of digitized analog signals and reducing the second sampling rate to an output sampling rate.

21. The radio transmitter/receiver of claim 20, wherein the output sampling rate is not a integral submultiple of the second sampling rate.

22. The radio transmitter/receiver of claim 21, wherein there are N digital filters, each having an associated set of filter coefficients for computing one output sample for every M input samples.

23. The radio transmitter/receiver of claim 22, wherein the filter coefficients are chosen such that the output samples computed by successive filters represent a filtered signal value at N successive time intervals equally spaced over each period of M input samples.

24. An apparatus for alternatively modulating a carrier signal with an analog signal or a digital signal, comprising:

26

digital signal processing means for generating a first pair of delta-modulation bitstreams representative of either a balanced In-phase component of a digitally modulated signal or an unbalanced high-frequency component of an analog frequency modulated signal plus an In-phase balanced low-frequency

5   component, and a second pair of delta-modulation bitstreams representative of either a balanced Quadrature component of a digitally modulated signal or a balanced Quadrature low-frequency component of an analog modulation waveform;

Quadrature modulator means, responsive to the balanced In-phase and

10   Quadrature signals, for Quadrature-modulating the carrier signal; and

frequency modulation means responsive to the unbalanced high-frequency component for frequency modulating the carrier signal,

wherein the carrier signal is either quadrature modulated with a digital modulation signal or frequency or phase modulated with both a low-frequency

15   and a high-frequency component of an analog modulation signal.

25. The apparatus of claim 24, wherein the digital signal processing means generates the In-phase and Quadrature signals substantially simultaneously.

1/5

FIG. 1

FIG. 2

FIG. 3

FIG. 4

5/5

FIG. 5

INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6   H04B1/40

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 6   H04B

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and. where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category '	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 502 546 A (MITSUBISHI ELECTRIC CORP) 9 September 1992	1,2,6,7, 9,13, 18-20
A	see abstract; figures 1,2	3-5,8, 10-12, 14-17, 21-25
	see column 1, line 38 – column 3, line 15 ---	
A	GB 2 247 368 A (ROKE MANOR RESEARCH) 26 February 1992	1-5,7,8, 13-17, 24,25
	see abstract; figures 1,2 see page 4, line 16 – page 6, line 4 ---	
	-/--	

[X] Further documents are listed in the continuation of box C.   [X] Patent family members are listed in annex.

' Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
12 February 1998	19/02/1998

Name and mailing address of the ISA	Authorized officer
European Patent Office. P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31-70) 340-2040. Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Andersen, J.G.

Form PCT/ISA/210 (second sheet) (July 1992)

1

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication,where appropriate, of the relevant passages	Relevant to claim No.
A	US 4 737 968 A (NORTON JERRY J ET AL) 12 April 1988 see column 3, line 21 – column 4, line 42; figures 1,2 ---	1-5,7,8, 13-17, 24,25
A	US 5 163 159 A (RICH RANDALL W ET AL) 10 November 1992 -----	

1

INTERNATIONAL SEARCH REPORT

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0502546 A	09-09-92	JP 4278740 A AU 643848 B AU 8784691 A CA 2056353 A DE 69214326 D DE 69214326 T NO 180250 B US 5251232 A	05-10-92 25-11-93 10-09-92 07-09-92 14-11-96 28-05-97 02-12-96 05-10-93
GB 2247368 A	26-02-92	NONE	
US 4737968 A	12-04-88	NONE	
US 5163159 A	10-11-92	AU 655934 B AU 8395091 A CA 2066420 A,C DE 4191766 T FR 2665991 A GB 2253751 A,B JP 2621657 B JP 5502152 T WO 9202991 A	19-01-95 02-03-92 31-01-92 31-07-97 21-02-92 16-09-92 18-06-97 15-04-93 20-02-92